

# LLM Sys

## 11868 LLM Systems

## GPU Acceleration

Lei Li



Carnegie Mellon University  
Language Technologies Institute

Wen-mei W. Hwu

David B. Kirk

Izzat El Hajj

Fourth Edition

FOURTH EDITION

# Programming Massively Parallel Processors

A Hands-on Approach



[https://learning.oreilly.com/library/view/programming-massively-parallel/9780323984638/?sso\\_link=yes&sso\\_link\\_from=cmu-edu](https://learning.oreilly.com/library/view/programming-massively-parallel/9780323984638/?sso_link=yes&sso_link_from=cmu-edu)

# Outline: GPU Acceleration techniques

- Tiling (Chap 5)
- Memory parallelism (Chap 5 & 6)
- Accelerating Matrix Multiplication on GPU (Chap 5 & 6)
- Sparse Matrix Multiplication
- cuBLAS

# Memory Access Efficiency is Critical


A100 80G PCIe	
FP32	19.5 TFLOPS
Tensor Float 32	156 TFLOPS
GPU Memory Bandwidth	1,935 GB/s

- How many FP32 operations per second
  - may also be bounded by memory load/store
- Compute-to-global-memory-access-ratio
  - the number of FLOPs performed for each byte access from the GPU global memory

# Memory Access in Matrix Multiplication

- Grid
  - four thread blocks (2x2)
  - each block with 4 threads (2x2)
- Every thread is responsible for calculating one element of result matrix P.

```
dim3 dimBlock(2, 2);  
dim3 dimGrid(2, 2);
```



# Example: simple matrix multiplication

```
__global__ void MatMulKernel(float *a, float *b, float *c, int N) {
    // Compute each thread's global row and col index -> output: (i, j)
    int row = blockIdx.y * blockDim.y + threadIdx.y;
    int col = blockIdx.x * blockDim.x + threadIdx.x;

    if (row >= N || col >= N) return;
    float Pvalue = 0.0;
    for (int k = 0; k < N; k++) {
        Pvalue += a[row * N + k] * b[k * N + col];
    }
    c[row * N + col] = Pvalue;
}
```

1 FP32 multiply  
1 FP32 add

2 global memory access  
of FP32 (=4B)


compute-to-global-  
memory-access:  
 $2 / (2 * 4) = 0.25 \text{ FLOP/B}$

# Peak Computation on A100

A100 80G PCIe	
FP32	19.5 TFLOPS
Tensor Float 32	156 TFLOPS
GPU Memory Bandwidth	1,935 GB/s

- How much computation is based on memory access?
  - $1935 \text{G} * 0.25 \text{ FLOP/B} = 483.75 \text{ GFLOPs}$
  - $483.75 \text{GFLOPs} = 2.48\%$  of peak FP32 ops
  - $483.75 \text{GFLOPs} = 0.3\%$  of peak Tensor FP32 ops
- Memory-bound program
  - computation limited by data transfer rate from memory

# Memory Access Efficiency



# Loading vs Computing

```
C[i] = A[i] + B[i];
```

GPU Instructions:

ld.global.f32 %f1, [%rd1]; // Load A[i]	500 cycle
ld.global.f32 %f2, [%rd2]; // Load B[i]	500 cycle

add.f32 %f3, %f1, %f2; // Perform fp32 addition	1 cycle
---	---------

```
st.global.f32 [%rd3], %f3; // Store result
```

Loading data takes more time than actual computation!


# CUDA Device Memory Model

Device code can:

- R/W per-thread registers
- R/W per-thread local memory
- R/W per-block shared memory
- R/W per-grid global memory
- Read only per-grid constant memory

Host code can


- Transfer data to/from per grid global and constant memories



# Access Device Memory

Variable declaration	Memory	Scope	Lifetime
int var;	Register	Thread	Grid
int varArr[N];	Local	Thread	Grid
<b><u>__device__ __shared__</u></b>	Shared	Block	Grid
<b><u>__device__</u></b>	Global	Grid	Application
<b><u>__device__ __constant__</u></b>	Constant	Grid	Application




# Opportunity to speedup: Reuse loaded data



threads in the thread block may use the same data

# Opportunity to speedup: Reuse loaded data

$$C = A \times B$$




B

C

threads in the thread block may  
use the same data

# Tiling for Matrix Multiplication

$$C = A \times B$$




Step 1 (simultaneously)

B load the first tile of each input matrix to shared memory

each thread in the thread block loads one element

C wait for loading `__syncthreads()`

# Tiling for Matrix Multiplication




Step 2

each thread in the thread block  
computes the partial sum from the  
tiles in shared memory, threads wait  
for each other to finish

`__syncthreads()`

# Tiling for Matrix Multiplication

$$C = A \times B$$




Step 3 (simultaneously)

B load the next tile of each input matrix to shared memory

each thread in the thread block loads one element

C

# Tiling for Matrix Multiplication




Step 4

- B each thread in the thread block updates the partial sum from the tiles in shared memory, threads wait for each other to finish

C

# Tiling for Matrix Multiplication

$$C = A \times B$$



Step 5, 6, 7, 8 ...

B continue for next tiles

C

# Live Coding Session: Tiled Matrix Multiplication

- Implement a kernel for tiled matrix multiplication

[https://github.com/llmsystem/llmsys\\_code\\_examples/blob/main/cuda\\_acceleration\\_demo/matmul\\_tile.cu](https://github.com/llmsystem/llmsys_code_examples/blob/main/cuda_acceleration_demo/matmul_tile.cu)

# Tiled Matrix Multiplication

```
#define TILE_WIDTH 2
__global__ void MatMultTiledKernel(float* d_A, float* d_B, float* d_C, int N) {
    __shared__ float As[TILE_WIDTH][TILE_WIDTH];
    __shared__ float Bs[TILE_WIDTH][TILE_WIDTH];


    // Determine the row and col of the P element to be calculated for the thread
    int row = blockIdx.y * blockDim.y + threadIdx.y;
    int col = blockIdx.x * blockDim.x + threadIdx.x;
    float Cvalue = 0;
    for(int ph = 0; ph < N/TILE_WIDTH; ++ph) {
        As[threadIdx.y][threadIdx.x] = d_A[row * N + ph * TILE_WIDTH + threadIdx.x];
        Bs[threadIdx.y][threadIdx.x] = d_B[(ph * TILE_WIDTH + threadIdx.y) * N + col];
        __syncthreads();
        for(int k = 0; k < TILE_WIDTH; ++k) {
            Cvalue += As[threadIdx.y][k] * Bs[k][threadIdx.x];
        }
        __syncthreads();
    }
    d_C[row * N + col] = Cvalue;
}
```

# Memory Restriction

<b>GPU</b>	<b>NVIDIA H100</b>	<b>NVIDIA A100</b>
<b>FP32</b>	67 teraFLOPS	19.5 teraFLOPS
<b>Memory</b>	80GB HBM3	80GB HBM2e
<b>Memory Bandwidth</b>	3.35TB/s	2TB/s
<b>SMs</b>	132	104
<b>Shared memory per SM</b>	256K	192K
<b>Registers per SM</b>	64K	64K

# Memory Restriction

If 1024 threads, 16384 registers



- Each thread can use only  $16384/1024 = 16$  registers

Each block can use up to 192 KB of shared memory


Tiled memory (e.g.):

- As:  $32 \times 32 \times 4 = 4\text{KB}$
- Bs:  $32 \times 32 \times 4 = 4\text{KB}$

# Outline: GPU Acceleration techniques

- Tiling (Chap 5)
- Memory parallelism (Chap 5 & 6)
- Accelerating Matrix Multiplication on GPU (Chap 5 & 6)
- Sparse Matrix Multiplication
- cuBLAS

# Locality / Bursts Organization



- Consecutive memory accesses in a warp are coalesced together.
- Row-major format to store multidimensional array in C and CUDA
- allows DRAM burst, faster than individual access

# Recap of Tiled Matrix Multiplication

```
int row = blockIdx.y * blockDim.y + threadIdx.y;
int col = blockIdx.x * blockDim.x + threadIdx.x;
float Cvalue = 0;
for(int ph = 0; ph < N/TILE_WIDTH; ++ph) {
    As[threadIdx.y][threadIdx.x] = d_A[row * N + ph * TILE_WIDTH + threadIdx.x];
    Bs[threadIdx.y][threadIdx.x] = d_B[(ph * TILE_WIDTH + threadIdx.y) * N + col];
    __syncthreads();
    for(int k = 0; k < TILE_WIDTH; ++k) {
        Cvalue += As[threadIdx.y][k] * Bs[k][threadIdx.x];
    }
    __syncthreads();
}
d_C[row * N + col] = Cvalue;
```

Each row of the tile is loaded by `TILE_WIDTH` threads whose `threadIdx` are identical in the `y` dimension and **consecutive** in the `x` dimension.

# Outline: GPU Acceleration techniques

- Tiling (Chap 5)
- Memory parallelism (Chap 5 & 6)
- Accelerating Matrix Multiplication on GPU (Chap 5 & 6)
- Sparse Matrix Multiplication
- cuBLAS

# Sparse Matrix - CSR

**Sparse matrix**

	0	1	2	3
0	a		b	c
1		d		
2			e	f
3				g

**Compressed Sparse Row (CSR)**

**Row pointers**

0	3	4	6	7
---	---	---	---	---


**Column offsets**

0	2	3	1	2	3	3
---	---	---	---	---	---	---

**Data**

a	b	c	d	e	f	g
---	---	---	---	---	---	---

# Sparse Matrix-Vector Multiplication



```
for(int row = 0; row < n; row++) {  
    float dot = 0;  
    int row_start = row_ptr[row];  
    int row_end = row_ptr[row + 1];  
    for(int el = row_start; el < row_end; el++)  
    {  
        dot += x[el] * data[col_index[el]];  
    }  
    y[row] += dot;  
}
```

# Sparse Matrix-Vector Multiplication

```
__global__ void SpMVCSRKernel(float *data, int *col_index, int *row_ptr, float *x, float *y, int num_rows) {
    int row = blockIdx.x * blockDim.x + threadIdx.x;
    if(row < num_rows) {
        float dot = 0;
        int row_start = row_ptr[row];
        int row_end = row_ptr[row + 1];
        for(int elem = row_start; elem < row_end; elem++) {
            dot += x[row] * data[col_index[elem]];
        }
        y[row] += dot;
    }
}
```

# cuBLAS

- CUDA Basic Linear Algebra Subroutine library
- a lightweight library dedicated to GEneral Matrix-to-matrix Multiply (GEMM) operations

# cuBLAS APIs

- must call before:

```
cublasStatus_t cublasCreate(cublasHandle_t *handle)
```

- must call after:

```
cublasStatus_t cublasDestroy(cublasHandle_t handle)
```

- float vector dot product

```
cublasStatus_t cublasSdot (cublasHandle_t handle, int n,  
    const float *x, int incx,  
    const float *y, int incy,  
    float *result)
```

# cuBLAS APIs

- Matrix vector product  $y = \alpha A \cdot x + \beta y$

```
cublasStatus_t cublasSgemv(cublasHandle_t handle,  
    cublasOperation_t trans,  
    int m, int n,  
    const float *alpha,  
    const float *A, int lda,  
    const float *x, int incx,  
    const float *beta,  
    float *y, int incy)
```

# cuBLAS APIs

- Matrix matrix multiplication:  $C = \alpha A \cdot B + \beta C$

```
cublasStatus_t cublasSgemm(cublasHandle_t handle,  
    cublasOperation_t transa,  
    cublasOperation_t transb,  
    int m, int n, int k, const float *alpha,  
    const float *A, int lda,  
    const float *B, int ldb,  
    const float *beta,  
    float *C, int ldc)
```

# Summary of GPU Acceleration

- Tiling
- Coalesce memory access
- Sparse matrix representation and multiplication
- cuBLAS
  - readily available vector, matrix-vector, matrix-matrix operations

# Reading for Next Class

LightSeq: A High Performance Inference Library for  
Transformers. Wang et al. NAACL 2021.

LightSeq2: Accelerated Training for Transformer-based  
Models on GPUs. Wang et al. SC 2022.