FlashAttention

Zhitong Guo, Xinran Wan, Haoze He, Alicia Sui

Overview

- 1. Motivation
- 2. Challenges and Related Work
- 3. FlashAttention
	- a. Tiling
	- b. Recomputation
	- c. Block-sparse FlashAttention
- 4. Evaluation
- 5. Future Directions

Motivation: Modeling Longer Sequences

- Large context needed to understand books, plays, etc. (NLP)
- Higher resolution necessary to better, more robust insight. (CV)
- Other data format: time series, audio, video, etc. modeled with sequences of millions of steps.

Challenge: Transformers struggle with long sequences…

… due to quadratic time & memory complexity in sequence length.

Related Works

Question: Better attention ⇒ Better Transformer models?

Solution: Approximate attention methods

- Reduce complexity to linear or near-linear wrt. sequence length
- Retain model performance as much as possible

Low-rank Approximation

Reformer: The Efficient Transformer^[1]

- 1. Locality Sensitive Hashing (LSH): reduce the complexity of attending over long sequences
- 2. Reversible Residual Layers: use available memory more efficiently

Steps:

1. A hash function: match similar vectors together, instead of searching through all possible pairs of vectors.

2. rearrange sequence and divide it into segments for parallel processing

3. Apply attention within those much shorter chunks and their adjoining neighbors to cover the overflow

Reformer: The Efficient Transformer^[1]

- 1. Locality Sensitive Hashing (LSH): reduce the complexity of attending over long sequences
- 2. Reversible Residual Layers: use available memory more efficiently

Goal: recompute the input of each layer on-demand during back-propagation, rather than storing it in memory.

Reversible layers:

- Activations from the last layer are used to recover activations from any intermediate layer
	- In a typical residual network, each layer in the stack keeps adding to vectors that pass through the network.
- Reversible layers, instead, have two sets of activations for each layer.
	- One follows the standard procedure and is progressively updated from one layer to the next
	- The other captures only the changes to the first. Thus, to run the network in reverse, one simply subtracts the activations applied at each layer.

Related Works: Low-rank Approximation

Rethinking Attention with **Performers** [1]

- Framework implementation algorithm: Fast Attention via Matrix Associativity (FAVOR+)
- *Any* attention matrix can be *effectively* approximated in downstream Transformer-applications using random features.

[1] Krzysztof Marcin Choromanski, Valerii Likhosherstov, David Dohan, Xingyou Song, Andreea Gane, Tamas Sarlos, Peter Hawkins, Jared Quincy Davis, Afroz Mohiuddin, Lukasz Kaiser, et al. Rethinking attention with performers. In *International Conference on Learning Representations (ICLR)*, 2020.

Related Works ← Problems

Didn't display wall-clock speedup. And they want to trade performance for speedup.

Why?

They only focused on FLOP reduction, and ignored IO (ie. memory access) overheads.

Let's first look at the evolving process before *FlashAttention*…

Evolving Process

- For each attention head, we need to store the attention matrix:
- $\left[softmax\left(v_i^T Q_r K_r^T v_j + p_{i,j}^r\right)\right]_{j \in [n]}$ \bullet
- Let's just consider one row:
	- \bullet softmax $\left(v_i^T Q_r K_r^T v_j + p_{i,j}^r\right)_{i \in [n]}$
- Key idea of Flash-Attention:
	- We store for every r and j, this takes memory.
	- We do not store the full softmax matrix, we will "compute them on the fly" to save memory.
	- Reduce memory usage from n to d/m

Evolving Process

Main Memory Usage:

• For each attention head, we need to store the $n \times n$ attention matrix:

$$
\cdot \left[softmax \left(v_i^T Q_r K_r^T v_j + p_{i,j}^r \right)_{j \in [n]} \right]_{i \in [n]}
$$

- Let's just consider one row: \int softmax $\left(v_i^T Q_r K_r^T v_j + p_{i,j}^r\right)_{j \in [n]}$
	-
- Key idea of Flash-Attention:
	- We store $K_r^T v_i$, $Q_r^T v_j$ for every r and j, this takes memory $d \times n$.
	- We do not store the full softmax matrix, we will "compute them on the fly" to save memory.
	- Reduce memory usage from n to d/m

Evolving Process

Consider
$$
O = \sum_{i \in [n]} y_i \times softmax(x)_i
$$

- Where for each x_i , y_i , we need computation time d/m to retrieve it.
- Stupid-Attention computation:
	- For i in range(n):
		- Compute *norm_factor* = $norm_factor + exp(x_i)$.

if x_i is really large-> overflow! Due to floating point accuracy,

- Compute $O = O + y_i \exp(x_i)$
- Return O/norm_factor

This only requires memory $O(M)$, where $M = \frac{d}{d}$ is the dimension of y_i \boldsymbol{m}

But this have floating point accuracy issue \bullet

Evolving Process: From Stupid Attention (v2) to Flash Attention

- Why is Stupid Attention Stupid? \bullet
- Floating Point accuracy. We can not compute $\sum_{i} \exp(x_i)$ accurately! No such accuracy.
- **Stupid Attention V2:** \bullet
	- Go through i, compute the max of x_i as $m(x)$
	- For i in range(n):
		- Compute $norm_factor = norm_factor + exp(x_i m(x))$.
		- Compute $O = O + y_i \exp(x_i m(x))$
		- Solve floating point issue-> one term in summation that is one
	- Return $O/norm$ factor
	- This extract x_i twice, one from max, one from else- \gt computation cost
- But then we need to compute x_i twice, unless we store it in the memory... \bullet
- But we don't want to put x_i in memory \bullet
- But we solve the floating point issue \bullet

Evolving Process: From Stupid Attention (v3) to Flash Attention

- Stupid Attention V3 is an upgrade of stupid attention v2, where we only compute x_i once and maintain the correct floating-point accuracy. Maintain running max instead of actual max
- Each time subtract running max, not actual max
- For i in range(n):
	- Compute $m_{new}(x) = max(m(x), x_i)$
	- Compute $norm = \exp(m(x) m_{new}(x))$ norm + $\exp(x_i m_{new}(x))$.
	- Compute $O = \exp(m(x) m_{new}(x))O + y_i \exp(x_i m_{new}(x))$
	- Update $m(x) = m_{new}(x)$
- Output O/norm.
- Same computation cost as naïve version
- Memory usage-> d/m
- But still use for loop! Not utilizing fast matrix multiplication

Evolving Process: Flash Attention

- Flash attention is a little bit more involved than the previous slides.
- It divides the computation in chunks of R ٠
- Extract $x(m)$ in blocks instead in for loops! Speed really fast!!
- For i in range($n//R$): -> for loop go through blocks \bullet
	- Compute self attention in naïve way in each block \bullet
	- Compute the softmax for $x[iR:iR+R]$ using the fastest way, which uses memory R. Then compute \bullet

$$
O_i = \sum_{j \in S} y_j \times softmax(x[iR : iR + R])_j
$$

$$
i \in [iR, iR + l]
$$

 \bullet

- (only store this O_i in SRAM).
- Store the max of x[j] for j in [iR, iR + R) in memory as m[l].
- Store the normalization factor of the softmax (after subtracting the max) of $x[iR:iR + R]$ in memory as norm[i].
- Update $m_{new}(x) = max(m(x), m[i])$
- Update $O = O \exp(m(x) m_{new}(x)) + \exp(m[i] m_{new}(x))O_i \times norm[i]$
- Update $norm = \exp(m(x) m_{new}(x))$ norm + norm $[i] \times \exp(m[i] m_{new}(x))$.
- Update $m(x) = m_{new}(x)$

Authors' Hypothesis

IO-aware attention algorithm can bridge the gap.

- Carefully account for reads/writes to various levels of fast/slow memory.
- Common python DL interfaces (Pytorch, Tensorflow, etc.) don't allow fine-grained memory access control.

Goal: Avoid reading and writing the attention matrix to and from HBM.

- Compute the softmax reduction without access to the whole input
- Not store the large intermediate attention matrix for the backward pass.

FlashAttention: a new attention algorithm, computes exact attention, access memory far less.

Both performance and computation increase in comparison to related works.

FlashAttention: Reduce HBM R/W via Computing by Blocks

Goal 1: Compute softmax without access to full input Goal 2: Compute backward without the large attention matrix from forward

Solution 1: Tiling. Restructure the algorithm to load block by block from HBM to SRAM to compute attention.

Solution 2: Recomputation. Without storing the attention matrix in forward, recompute in backward.

HBM vs SRAM: Memory Hierarchy

Memory Hierarchy with Bandwidth & Memory Size

Recall: Attention O = Dropout (Softmax)

Tiling: dynamically compute softmax

$$
m(x) = m(\left[x^{(1)} \ x^{(2)}\right]) = \max(m(x^{(1)}), m(x^{(2)})), \quad f(x) = \left[e^{m(x^{(1)}) - m(x)} f(x^{(1)}) \ e^{m(x^{(2)}) - m(x)} f(x^{(2)})\right]
$$

$$
\ell(x) = \ell(\left[x^{(1)} \ x^{(2)}\right]) = e^{m(x^{(1)}) - m(x)} \ell(x^{(1)}) + e^{m(x^{(2)}) - m(x)} \ell(x^{(2)}), \quad \text{softmax}(x) = \frac{f(x)}{\ell(x)}.
$$

$$
\begin{aligned} & \text{softmax}([A_1,A_2]) = [\alpha \times \text{softmax}(A_1), \beta \times \text{softmax}(A_2)] \\ & \text{softmax}([A_1,A_2]){V_1 \brack V_2} = \alpha \times \text{softmax}(A_1) V_1 + \beta \times \text{softmax}(A_2) V_2 \end{aligned}
$$

*alpha and beta are scaling factor of the denominator of softmax

Tiling

Decompose Large Softmax into smaller ones by Scaling

- 1. Load inputs by blocks from global to shared memory (HBM to SRAM)
- 2. On chip, compute attention output wrt the block
- 3. Update output in device memory (HBM) by scaling

 $\text{softmax}([A_1, A_2]) = [\alpha \times \text{softmax}(A_1), \beta \times \text{softmax}(A_2)]$ $\text{softmax}([A_1, A_2])\begin{bmatrix} V_1 \ V_2 \end{bmatrix} = \alpha \times \text{softmax}(A_1)V_1 + \beta \times \text{softmax}(A_2)V_2$

Tiling

- 1. Load inputs by blocks from global to shared memory (HBM to SRAM)
- 2. On chip, compute attention output wrt the block
- 3. Update output in device memory (HBM) by scaling

Keys (NxK)

Cr: Francisco Massa

Recomputation in backward pass

By storing softmax normalization factors from forward (size N),

quickly recompute attention in the backward from inputs in shared memory (SRAM)

Threadblock-level Parallelism

Partition of FlashAttention across thread blocks:

Eg. A100 with 108 SMMs

• Step 1: assign different heads to different thread blocks (16-64 heads)

• Step 2: assign different queries to different thread blocks

Keys/Values Block 1 Block 2 Queries **Block 3 Block 4 Block 5**

Forward pass

Algorithm 1 FLASHATTENTION

Require: Matrices Q, K, $V \in \mathbb{R}^{N \times d}$ in HBM, on-chip SRAM of size M. 1: Set block sizes $B_c = \left[\frac{M}{4d}\right], B_r = \min\left(\left[\frac{M}{4d}\right], d\right).$ 2: Initialize $\mathbf{O} = (0)_{N \times d} \in \mathbb{R}^{N \times d}, \ell = (0)_N \in \mathbb{R}^N, m = (-\infty)_N \in \mathbb{R}^N$ in HBM. 3: Divide Q into $T_r = \left[\frac{N}{B_r}\right]$ blocks Q_1, \ldots, Q_{T_r} of size $B_r \times d$ each, and divide K, V in to $T_c = \left[\frac{N}{B_c}\right]$ blocks K_1, \ldots, K_{T_c} and V_1, \ldots, V_{T_c} , of size $B_c \times d$ each. 4: Divide O into T_r blocks O_i, \ldots, O_{T_r} of size $B_r \times d$ each, divide ℓ into T_r blocks $\ell_i, \ldots, \ell_{T_r}$ of size B_r each, divide *m* into T_r blocks m_1, \ldots, m_{T_r} of size B_r each. 5: for $1 \leq j \leq T_c$ do Load $\mathbf{K}_i, \mathbf{V}_i$ from HBM to on-chip SRAM. $6:$ for $1 \leq i \leq T_r$ do $7:$ Load Q_i, Q_i, ℓ_i, m_i from HBM to on-chip SRAM. $8:$ On chip, compute $S_{ij} = Q_i K_i^T \in \mathbb{R}^{B_r \times B_c}$. 9: On chip, compute \tilde{m}_{ij} = rowmax(S_{ij}) $\in \mathbb{R}^{B_r}$, \tilde{P}_{ij} = $\exp(S_{ij} - \tilde{m}_{ij}) \in \mathbb{R}^{B_r \times B_c}$ (pointwise), $\tilde{\ell}_{ij}$ = $10:$ rowsum(\mathbf{P}_{ii}) $\in \mathbb{R}^{B_r}$. On chip, compute $m_i^{\text{new}} = \max(m_i, \tilde{m}_{ij}) \in \mathbb{R}^{B_r}$, $\ell_i^{\text{new}} = e^{m_i - m_i^{\text{new}}} \ell_i + e^{\tilde{m}_{ij} - m_i^{\text{new}}} \tilde{\ell}_{i,i} \in \mathbb{R}^{B_r}$. $11:$ Write $\mathbf{O}_i \leftarrow \text{diag}(\ell_i^{\text{new}})^{-1}(\text{diag}(\ell_i)e^{m_i - m_i^{\text{new}}}\mathbf{O}_i + e^{\tilde{m}_{ij} - m_i^{\text{new}}}\tilde{\mathbf{P}}_{ij}\mathbf{V}_i)$ to HBM. $12:$ Write $\ell_i \leftarrow \ell_i^{\text{new}}, m_i \leftarrow m_i^{\text{new}}$ to HBM. $13:$ end for $14:$ $15:$ end for

16: Return $\mathbf{0}$.

Block-Sparse FlashAttention

- The algorithm is almost identical to Algorithm 1 except we skip zero blocks
- Given a predefined block sparsity mask $M \in \{0, 1\}^{N/B_r \times N/B_c}$, we can adapt Algorithm 1 to only compute the nonzero blocks of the attention matrix.

Given inputs $\mathbf{Q}, \mathbf{K}, \mathbf{V} \in \mathbb{R}^{N \times d}$ and a mask matrix $\tilde{\mathbf{M}} \in \{0,1\}^{N \times N}$, we want to compute:

$$
\mathbf{S} = \mathbf{Q}\mathbf{K}^{\top} \in \mathbb{R}^{N \times N}, \quad \mathbf{P} = \text{softmax}(\mathbf{S} \odot \mathbb{1}_{\tilde{\mathbf{M}}}) \in \mathbb{R}^{N \times N}, \quad \mathbf{O} = \mathbf{P}\mathbf{V} \in \mathbb{R}^{N \times d},
$$

where $(\mathbf{S} \odot \mathbb{1}_{\tilde{M}})_{kl} = \mathbf{S}_{kl}$ if $\tilde{\mathbf{M}}_{kl} = 1$ and $-\infty$ if $\mathbf{M}_{kl} = 0$. We require $\tilde{\mathbf{M}}$ to have block form: for some block sizes B_r, B_c , for all k, l, $\tilde{M}_{k,l} = M_{ij}$ with $i = \lfloor k/B_r \rfloor, j = \lfloor l/B_c \rfloor$ for some $M \in \{0,1\}^{N/B_r \times N/B_c}$.

Algorithm 5 Block-Sparse FLASHATTENTION Forward Pass

- **Require:** Matrices Q, K, V $\in \mathbb{R}^{N \times d}$ in HBM, on-chip SRAM of size M, softmax scaling constant $\tau \in \mathbb{R}$, masking function MASK, dropout probability p_{drop} , block sizes $B_c = \left[\frac{M}{4d}\right], B_r = \min\left(\left[\frac{M}{4d}\right], d\right)$, block sparsity mask $M \in \{0, 1\}^{N/B_r \times N/B_c}$.
- 1: Initialize the pseudo-random number generator state $\mathcal R$ and save to HBM.
- 2: Initialize $\mathbf{O} = (0)_{N \times d} \in \mathbb{R}^{N \times d}, \ell = (0)_N \in \mathbb{R}^N, m = (-\infty)_N \in \mathbb{R}^N$ in HBM.
- 3: Divide Q into $T_r = \left[\frac{N}{B_r}\right]$ blocks Q_1, \ldots, Q_{T_r} of size $B_r \times d$ each, and divide K, V in to $T_c = \left[\frac{N}{B_c}\right]$ blocks K_1, \ldots, K_{T_c} and V_1, \ldots, V_{T_c} , of size $B_c \times d$ each.
- 4: Divide O into T_r blocks O_i, \ldots, O_{T_r} of size $B_r \times d$ each, divide ℓ into T_r blocks $\ell_i, \ldots, \ell_{T_r}$ of size B_r each, divide *m* into T_r blocks m_1, \ldots, m_{T_r} of size B_r each.
- 5: for $1 \leq j \leq T_c$ do
- Load K_i , V_i from HBM to on-chip SRAM. $6:$
- for $1 \leq i \leq T_r$ do $7:$
- if $M_{ii} \neq 0$ then 8:
- Load Q_i, Q_i, ℓ_i, m_i from HBM to on-chip SRAM. $9:$
- On chip, compute $S_{ij} = \tau Q_i K_i^T \in \mathbb{R}^{B_r \times B_c}$. $10:$

11: On chip, compute
$$
S_{ij}^{\text{masked}} = \text{MASK}(S_{ij})
$$
.

- On chip, compute \tilde{m}_{ij} = rowmax(S_{ij}^{masked}) $\in \mathbb{R}^{B_r}$, \tilde{P}_{ij} = $\exp(S_{ij}^{\text{masked}} \tilde{m}_{ij}) \in \mathbb{R}^{B_r \times B_c}$ (pointwise), $12:$ $\tilde{\ell}_{ij}$ = rowsum $(\tilde{\mathbf{P}}_{ij}) \in \mathbb{R}^{B_r}$.
- On chip, compute $m_i^{\text{new}} = \max (m_i, \tilde{m}_{ij}) \in \mathbb{R}^{B_r},$ $\ell_i^{\text{new}} = e^{m_i m_i^{\text{new}}} \ell_i + e^{\tilde{m}_{ij} m_i^{\text{new}}} \tilde{\ell}_i,$ $\in \mathbb{R}^{B_r}.$ $13:$
- On chip, compute $\tilde{P}_{ii}^{dropped} = dropout(\tilde{P}_{ij}, p_{drop}).$ $14:$
- $\text{Write } \mathbf{O}_i \leftarrow \text{diag}(\ell_i^{\text{new}})^{-1}(\text{diag}(\ell_i) e^{m_i m_i^{\text{new}}} \mathbf{O}_i + e^{\tilde{m}_{ij} m_i^{\text{new}}}\tilde{\mathbf{P}}_{i\,i}^{\text{dropped}} \mathbf{V}_i) \text{ to HBM}.$ $15:$
- Write $\ell_i \leftarrow \ell_i^{\text{new}}, m_i \leftarrow m_i^{\text{new}}$ to HBM. 16:
- end if $17:$
- end for $18:$
- 19: end for
- 20: Return $\mathbf{O}, \ell, m, \mathcal{R}$.

Further Improvements for Block-Sparse FlashAttention

- 2-4x faster than FlashAttention
- Scale up to sequence length of 64K
- Better IO complexity than FlashAttention by a factor proportional to sparsity ratio

Pros

Speedup: faster end-to-end training of transformers

Memory savings: Memory linear in sequence length, longer sequences, higher-quality transformers

End to End training results (*Speedup*):

MLPerf: (high optimized) standard benchmark for training speed.

FlashAttention: outperforms the previous MLPerf record by 15%(and 3.2x) faster than Huggingface BERT

End to End training results (*Speedup and Performance*):

FlashAttention on GPT-3: GPT-2 small and medium using FlashAttention achieve up to 3× speed up compared to Huggingface implementation and up to 1.7× compared to Megatron-LM. Training time reported on 8×A100s GPUs. (Faster Training, Longer Context)

End to End training results (*Speedup and Performance*):

Long-Range Arena Benchmark: Compare vanilla Transformer (with either standard implementation or FlashAttention. Each task has a different sequence length varying between 1024 and 4096.

End to End training results (*Speedup and Performance*):

Long Context: The runtime and memory-efficiency of FlashAttention increase the context length of GPT-2 by 4× while still running faster than the optimized implementation from Megatron-LM. (GPT-2 with FlashAttention and context length 4K is still 30% faster than GPT-2 from Megatron with context length 1K, while achieving 0.7 better perplexity.)

End to End training results (*Performance*):

Why long text?: Long Document performance (micro F1) at different sequence lengths using FlashAttention.

Path-X, Path-256: Transformer model that can achieve non-random performance on Path-X and Path-256. Other models can only do random guess. Path-X tell whether two dots are connected, using pixels as inputs. Require sequence length 16K/ 64K for Path-X/ Path-256.

Future Direction

- 1. **Multi-GPU IO-Aware Methods:** While the current IO-aware attention implementation is optimal for single GPU usage, attention computation can be parallelized across multiple GPUs. However, this introduces complexities in IO analysis, particularly in accounting for data transfer between GPUs. There's a potential for future research to explore IO-aware methodologies in multi-GPU.
- 2. **Extension of IO-Aware Approach:** Beyond attention, the IO-aware methodology can be applied to other modules in deep learning. While attention is the most memory-intensive computation in Transformers, every layer interacts with GPU HBM.